Simulation Tools for Fixed Point DSP Algorithms and Architectures
نویسنده
چکیده
This paper presents software tools that convert the C/C++ floating point source code for a DSP algorithm into a fixed point simulation model that can be used to evaluate the numerical performance of the algorithm on several different fixed point platforms including microprocessors, DSPs and FPGAs. The tools use a novel system for maintaining binary point information so that the conversion from floating point to fixed point is automated and the resulting fixed point algorithm achieves maximum possible precision. A configurable architecture is used during the simulation phase so that the algorithm can produce a bit-exact output for several different target devices.
منابع مشابه
Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers
This paper presents a reduced-complexity, fixed-point algorithm and efficient real-time VLSI architectures for multiuser channel estimation, one of the core baseband processing operations in wireless base-station receivers for CDMA. Future wireless base-station receivers will need to use sophisticated algorithms to support extremely high data rates and multimedia. Current DSP implementations of...
متن کاملDesign and Implementation of Numerical Linear Algebra Algorithms on Fixed Point DSPs
Numerical linear algebra algorithms use the inherent elegance of matrix formulations and are usually implemented using C/C++ floating point representation. The system implementation is faced with practical constraints because these algorithms usually need to run in real time on fixed point digital signal processors (DSPs) to reduce total hardware costs. Converting the simulation model to fixed ...
متن کاملBlock Floating Point Implementations for DSP Computations in Reconfigurable Computing
The IEEE-754 standard prescribes standards for 32 bit single precision and 64 bit double precision formats. For DSP applications that require a large dynamic range floating point implementations are more suitable than fixed point representation. This advantage is offset by the cost of the implementation. The block floating point (BFP) concept combines the precision and cost effectiveness of fix...
متن کاملEfficient Static Analysis of Fixed-Point Error in DSP Applications via Affine Arithmetic Modeling
Translating digital signal processing (DSP) software into its finite-precision hardware implementation is often a timeconsuming task. We describe a new static analysis technique that can accurately analyze finite-precision effects arising from fixed-point implementations of DSP algorithms. The technique is based on recent interval representation methods from affine arithmetic, and the use of ne...
متن کاملEfficient Implementation of G.729 Annex A Speech Codec On a Fixed-Point DSP
This paper describes the details of bit-exact and real-time implementation of ITU-T G.729 annex A speech codec on a fixed-point DSP processor. The DSP used for implementation is Texas Instruments’ high performance TMS320C6211. In addition to developed new DSPs with lower power consumption at higher clock speeds, the software development tools and compilers have also improved. Thus, the optimiza...
متن کامل